1. Introduction {#sec1}
===============

Analog first-order filter design using a variety of active building blocks has been the focus of research for the past several decades. Operational amplifier was the active element of choice during the earlier stages of development. Later, the advent of second generation current conveyors (CCII), differential voltage current conveyor (DVCC), current controlled current conveyor (CCCII), and dual-X current conveyor (DXCCII) signalled the era of voltage-mode and current-mode signal processing. Since then, there has been a significant amount of technical literature available on the subject. Obviously, it is not possible to attempt a thorough review of all the related works. However, a survey of some of the recently published first-order voltage mode all-pass filters (APF) is presented in this section. A variety of circuits are available based on the above-mentioned conveyors \[[@B1]--[@B22]\]. The filter in \[[@B1]--[@B8]\] is composed of more than one active element while the method proposed in \[[@B9]--[@B22]\] employs only a single active element and passive components. The filters in \[[@B16], [@B17]\] employ four passive components; the filter in \[[@B19]\] employs two to three passive components while the filters designed in \[[@B10]--[@B13], [@B15], [@B20], [@B21]\] employ three passive components. Out of these, the filters presented in \[[@B11], [@B20], [@B21]\] do not exhibit a low output impedance and hence fall in the category of noncascadable filters while those in \[[@B10], [@B12], [@B13], [@B15]\] have a low output impedance and are classified as cascadable filters. The filters in \[[@B1], [@B3], [@B4], [@B18]\] are resistorless circuits based on one or more active elements. A distinct advantage of the filter presented in \[[@B18]\] is that it employs a single active and a passive element with low output impedance.

However, none of the above-mentioned filters support tuning as a feature except the filter in \[[@B1]\].

The DXCCII presented in \[[@B15]\], even though contains a buffered output, requires an additional current source to obtain a low output impedence terminal, while, in this work, no additional current source is required. The DD-DXCCII is utilized to design a tunable voltage mode cascadable first-order filter.

The single active element all-pass filter presented in this paper exhibits the following features:single active element DD-DXCCII,single passive element,resistorless,low output impedance,tunable,no matching condition.A detailed comparison of some of the reported single active element voltage mode filters with the proposed filter is shown in [Table 1](#tab1){ref-type="table"}. From this table, it is clear that none of the reported filters exhibit all the above-mentioned features.

The rest of the paper is organized as follows. [Section 2](#sec2){ref-type="sec"} presents a brief overview of the DD-DXCCII, with buffered output followed by the design and analysis of a new voltage-mode, first-order, all-pass filter section based on a single DD-DXCCII. In [Section 3](#sec3){ref-type="sec"}, nonideal and parasitic analysis of the proposed circuit is performed. The feature of easy cascadibility is highlighted in [Section 4](#sec4){ref-type="sec"} while [Section 5](#sec5){ref-type="sec"} presents the results of computer simulations of the proposed circuits using the PSPICE program. Some conclusive remarks appear in [Section 6](#sec6){ref-type="sec"}.

2. Proposed First-Order All-Pass Filter {#sec2}
=======================================

The differential difference dual-X current conveyor with buffered output has been proposed as an eight-terminal device characterized by the following port relations: $$\begin{matrix}
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\end{bmatrix}.} \\
\end{matrix}$$ [Figure 1](#fig1){ref-type="fig"} shows the schematic symbol of a DD-DXCCII with buffered output. The CMOS implementation of DD-DXCCII with buffered output at *Z* ~*n*~ is shown in [Figure 2](#fig2){ref-type="fig"}.

The input side has three terminals (called *Y* ~1~, *Y* ~2~, and *Y* ~3~) and there are two *X*-terminals (*X* ~*p*~ and *X* ~*n*~). At the output side, there are three terminals *Z* ~*p*~, *Z* ~*n*~, and *W* ~*n*~. For the *Z* ~*p*~ terminal, the direction and magnitude of the conveyed current are the same as those of the current flowing in the *X* ~*p*~-terminal whereas for the *Z* ~*n*~ terminal, the current is the same as in the *X* ~*n*~-terminal. The voltage that appears at terminal *W* ~*n*~ is equal to the voltage at *Z* ~*n*~.

The proposed tunable voltage-mode first-order all-pass filter section is shown in [Figure 3](#fig3){ref-type="fig"}. As can be seen, the circuit has minimal complexity and employs a single DD-DXCCII, a single capacitor, and an NMOS transistor biased in the triode region.

The transfer function of an all-pass filter can be given as $$\begin{matrix}
{T_{AP} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{s - {2/{R_{M}C}}}{s + {2/{R_{M}C}}},} \\
\end{matrix}$$ where *R* ~*M*~ is the resistance of the MOSFET transistor (*M*) in [Figure 3](#fig3){ref-type="fig"} and is given by $$\begin{matrix}
{R_{M} = \left\lbrack {\mu_{n}C_{ox}\left( \frac{W}{L} \right)\left( {V_{C} - V_{T}} \right)} \right\rbrack^{- 1},} \\
\end{matrix}$$ where *μ* ~*n*~, *C* ~*ox*~, *V* ~*T*~, *W*, and *L* are the surface mobility, oxide capacitance, threshold voltage, channel width, and length of MOS. From ([2](#EEq2){ref-type="disp-formula"}) the pole frequency *ω* ~0~ can be expressed as $$\begin{matrix}
{\omega_{0} = \frac{2}{R_{M}C}.} \\
\end{matrix}$$ From ([4](#EEq4){ref-type="disp-formula"}) it is clear that the pole frequency of the all-pass filter can be tuned by varying the resistance (*R* ~*M*~) of the triode MOS resistor (*M*). The phase angle of the all-pass filter can be expressed as $$\begin{matrix}
{\angle\phi = \pi - 2{\tan^{- 1}\left( \frac{\omega CR_{M}}{2} \right)}.} \\
\end{matrix}$$

3. Nonideal Study {#sec3}
=================

3.1. Effect of Nonideal Transfer Gain {#sec3.1}
-------------------------------------

The port relations defining the DD-DXCCII, as given in ([1](#EEq1){ref-type="disp-formula"}), correspond to an ideal device in which the current and voltage conveying processes are deemed perfect. For a more realistic understanding of the operation of the circuit of [Figure 3](#fig3){ref-type="fig"}, the nonidealities associated with the DD-DXCCII need to be taken into consideration. The nonideal port relationship can be expressed as $$\begin{matrix}
{V_{xp} = \beta_{p1}V_{y1} - \beta_{p2}V_{y2} + \beta_{p3}V_{y3},} \\
{V_{xn} = \beta_{n1}V_{y1} - \beta_{n2}V_{y2} + \beta_{n3}V_{y3},} \\
{I_{zp} = \alpha_{p}I_{xp},\quad\quad I_{zn} = \alpha_{n}I_{xn},} \\
{V_{wn} = \gamma_{n}V_{zn},} \\
\end{matrix}$$ where *β* ~*pi*~ (*β* ~*ni*~) is the voltage transfer gain from the *Y* ~*i*~ port to *X* ~*p*~ (*X* ~*n*~) port, where *i* = 1 to 3, *α* ~*p*~ (*α* ~*n*~) is the current transfer gain from the *X* ~*p*~ port to *Z* ~*p*~ port (*X* ~*n*~ port to *Z* ~*n*~ port) and *γ* ~*n*~ is the voltage transfer gain from *Z* ~*n*~ port to *W* ~*n*~ port (ideally, these transfer gains are unity in magnitude).

Using ([6](#EEq6){ref-type="disp-formula"}) the ideal transfer functions of the AP filter section, given in ([2](#EEq2){ref-type="disp-formula"}), yield the following nonideal transfer function: $$\begin{matrix}
{T_{\text{AP},\text{nonideal}} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{s - \left( {{2\alpha_{p}\beta_{1}}/{R_{M}C}} \right)}{s + \left( {{2\alpha_{p}\beta_{3}}/{R_{M}C}} \right)}.} \\
\end{matrix}$$ From ([7](#EEq7){ref-type="disp-formula"}) the nonideal pole frequency can be expressed as $$\begin{matrix}
{\omega_{0,\text{nonideal}} = \frac{2\alpha_{p}\beta_{3}}{R_{M}C}.} \\
\end{matrix}$$ Equation ([8](#EEq8){ref-type="disp-formula"}) shows that, due to nonideal voltage and current transfer gain, the pole frequency does get affected. The sensitivity analysis shows that the pole frequency due to the nonidealities is unity in magnitude.

3.2. Effect of Parasitics {#sec3.2}
-------------------------

The parasitics associated with the actual DD-DXCCII are the same as those of the DXCCII \[[@B23]\]. In [Figure 3](#fig3){ref-type="fig"}, *Y* ~1~ and *Z* ~*p*~ port parasitics are in parallel; that is, *R* ~*y*1~//*R* ~*zp*~//*C* ~*y*1~//*C* ~*zp*~, *Y* ~3~, and *Z* ~*n*~ port resistances and capacitances are also in parallel, that is, *R* ~*y*3~//*R* ~*zn*~//*C* ~*y*3~//*C* ~*zn*~. Also, the *X* ~*p*~ and *X* ~*n*~ parasitics, that is, *R* ~*xp*~ and *R* ~*xn*~, merge with the resistance of triode MOSFET. The proposed circuit is reanalyzed by taking into account the above parasitics (assuming *R* ~*M*~ ≫ (*R* ~*xp*~ + *R* ~*xn*~)). The nonideal transfer gain due to parasitics then becomes $$\begin{matrix}
{T_{\text{AP},\text{parasitic}} = \frac{V_{\text{out}}}{V_{\text{in}}} = \left( \frac{C + C^{\prime}}{C} \right)\left( \frac{s - {2/{R_{M}\left( {C + C^{\prime}} \right)}}}{s + {2/{R_{M}C}}} \right),} \\
\end{matrix}$$ where *C*′ = *C* ~*y*1~//*C* ~*zp*~ and since *C* ≫ *C*′, the transfer function reduces to $$\begin{matrix}
{T_{\text{AP},\text{parasitic}} = \frac{V_{\text{out}}}{V_{\text{in}}} = \left( \frac{s - {2/{R_{M}C}}}{s + {2/{R_{M}C}}} \right).} \\
\end{matrix}$$ From ([10](#EEq10){ref-type="disp-formula"}) it is clear that the pole frequency is unaffected in the presence of parasitics.

4. Higher Order All-Pass Filter {#sec4}
===============================

It is well known that higher order filters exhibit a larger rate of phase change at constant magnitude when compared to a first-order filter. They can also be used as a group delay equalizer in video and communication applications. These features are the motivating factor behind realizing a higher order filter in this work. The proposed *n*th order APF filter is presented in [Figure 4](#fig4){ref-type="fig"} which is obtained by cascading *n*-stages of the first-order filter described in [Figure 3](#fig3){ref-type="fig"}. The proposed filter employs *n*-stages of DD-DXCCII and *n*-capacitors and MOS resistors operating in the triode region.

Analysis of the above circuit yields the following transfer function: $$\begin{matrix}
{T_{\text{AP},n\text{th}\,\,\text{order}} = \frac{V_{\text{out}}}{V_{\text{in}}}} \\
{= \left( \frac{s - {2/{R_{M_{1}}C_{1}}}}{s + {2/{R_{M_{1}}C_{1}}}} \right)} \\
{\times \left( \frac{s - {2/{R_{M_{2}}C_{2}}}}{s + {2/{R_{M_{2}}C_{2}}}} \right)\cdots\left( \frac{s - {2/{R_{M_{n}}C_{n}}}}{s + {2/{R_{M_{n}}C_{n}}}} \right).} \\
\end{matrix}$$ From ([11](#EEq11){ref-type="disp-formula"}) the pole frequency can be expressed as $$\begin{matrix}
\omega_{0,n\text{th}\,\,\text{order}} \\
{\quad = \left( \frac{2^{n}}{\left( {R_{M1} \cdot R_{M2}\cdots R_{Mn}} \right) \cdot \left( {C_{M1} \cdot C_{M2}\cdots C_{Mn}} \right)} \right)^{1/n}.} \\
\end{matrix}$$

5. Design and Verification {#sec5}
==========================

The performance of the first-order all-pass shown in [Figure 3](#fig3){ref-type="fig"} was verified using PSPICE program. Supply voltages were kept at ±1.25 V. The proposed filter was designed with *C* = 10  pF and gate control voltages are *V* ~*C*~ = 0.8 V, 1.0 V, and 1.2 V. The gain and phase plot is shown in [Figure 5](#fig5){ref-type="fig"} which shows the variation in pole frequency at different control words. As can be seen, the pole frequency is varied from 4 MHz, 5 MHz, and 6 MHz at *V* ~*C*~ = 0.8 V, 1.0 V, and 1.2 V, respectively. The time domain response of the proposed all-pass filter as shown in [Figure 6](#fig6){ref-type="fig"} is obtained by applying a sine wave of 80 mV peak-to-peak amplitude at 6 MHz. The output is 88.9° phases shifted, which corresponds well with the theoretical value of 90°. The total harmonics distortion was found to be 1% at pole frequency of 6 MHz. The Fourier spectrum of input and output waveform is also shown in [Figure 7](#fig7){ref-type="fig"}.

The circuit proposed in [Figure 4](#fig4){ref-type="fig"} is verified for a third-order filter; that is, *n* = 3. The filter was designed at *C* = 10 pF at different gate control voltages of the MOS transistor; that is, *V* ~*C*~ = 0.8 V, 1.0 V, and 1.2 V. Simulated gain and phase response at different pole frequencies is shown in [Figure 8](#fig8){ref-type="fig"}. The pole frequencies are found to be 4 MHz, 5 MHz, and 6 MHz at a phase of −90°. The variation in pole frequency is obtained by varying the control word. The total harmonics distortion (THD) variation of first- and third-order filter is shown in [Figure 9](#fig9){ref-type="fig"}, which shows that the THD variation is around 3% up to 300 mV of the variation in the input signal amplitude.

6. Conclusion {#sec6}
=============

In this paper a new active element, that is, DD-DXCCII with buffered output, is presented. By employing DD-DXCCII a new voltage mode tunable resistorless all-pass filter using single passive element is realized. The proposed filter does not require any matching condition. The filter has low output impedance which is elaborated by designing a third-order filter. Nonidealities of the active element along with parasitics are also considered, so as to evaluate the proposed filter. The filter reported in \[[@B23], [@B24]\] is a current mode all-pass filter while the filter presented in this work is a voltage mode all-pass filter.
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###### 

Comparison of single active element based proposed and existing first-order circuits.

  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Ref no.      Active element   No. of passive components   Resistorless   High input impedance   Low output impedance   Supply voltages   Matching condition required   Tunable   Highest operating frequency
  ------------ ---------------- --------------------------- -------------- ---------------------- ---------------------- ----------------- ----------------------------- --------- -----------------------------
  \[[@B9]\]    CCII             5                           No             Yes                    No                     ---               Yes                           No        \~10 KHz

  \[[@B10]\]   FDCCII           3                           No             Yes                    Yes                    ±3.3 V            Yes                           No        1.59 MHz

  \[[@B11]\]   CCII             3                           No             Yes                    No                     ---               Yes                           No        ---

  \[[@B12]\]   UVC              3                           No             Yes                    Yes                    ±2.5 V            Yes                           Yes       1.17 MHz

  \[[@B13]\]   CBTA/\           3                           No             No                     Yes                    ±2.5 V            No                            No        119 KHz
               CCCDBA                                                                                                                                                              

  \[[@B14]\]   DDCC             2                           No             No                     No                     ±2.5 V            No                            No        1.59 MHz

  \[[@B15]\]   DXCCII           2/3                         No             Yes                    Yes                    ±2.5 V            No                            No        25 MHz

  \[[@B16]\]   CCIII            4                           No             No                     No                                       Yes                           No        1 KHz

  \[[@B17]\]   DXCCII           4                           No             Yes                    No                     ±1.25 V           Yes                           No        1.59 MHz

  \[[@B18]\]   VD-DIBA          1                           Yes            Yes                    Yes                    ---               No                            No        318 KHz

  \[[@B19]\]   ICCII            2                           No             No                     No                     ±2.5 V            Yes                           No        370 KHz

  \[[@B20]\]   CCII             3                           No             Yes                    No                     ±2.5 V            Yes                           No        1 MHz

  \[[@B21]\]   CCII             3                           No             No                     No                     ---               Yes                           No        159 KHz

  \[[@B22]\]   FDCCII           2                           No             Yes                    Yes                    ±3 V              No                            No        3.11 MHz

                                                                                                                                                                                   

  Proposed     DDDXCCII         1                           Yes            No                     Yes                    ±1.25 V           No                            Yes       4--6 MHz
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
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